Search results

Jump to: navigation, search
  • When the processor encounters a SWI instruction, it takes the SWI [[Vectors|vector]] as follows:
    6 KB (996 words) - 17:11, 16 February 2014
  • *All vectors and branches write to R14. This isn't as freaky as it sounds, as each diffe
    6 KB (1,011 words) - 04:58, 7 March 2012
  • ...ystem reset, the ARM begins processing at address &0 (or &FFFF0000 if high vectors configured), with interrupts disabled and in SVC mode. This address is the A problem with the original design of the ARM is that as processor vectors modify R14 with the return address, an exception handler (for example, ''IR
    9 KB (1,561 words) - 01:02, 16 January 2012

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)

Personal tools
Namespaces

Variants
Views
Actions
Navigation
Contents
Toolbox